The Westinghouse D60T and development D7ST transistors are characterized for use as switches in resonant circuit applications. A base drive circuit to provide the optimal base drive to these transistors under resonant circuit conditions is developed and then used in the design, fabrication and testing of a breadboard, space-borne-type 10-kW series resonant converter.
INTRODUCTION
To meet the goals of multi-hundred-kilowatt space power systems planned for the middle and late 1980s, advanced power processing technology is required to convert the power available from solar arrays or other space-borne power sources to the various voltage and/or current levels required by the spacecraft loads. This technology can be built on the series resonant conversion technology that has been brought to a high state of development with the use of thyristors as the basic switching element (1, 2) . However, new technology is needed to increase the power level and improve the performance. The use of transistors in place of the thyristors promises to meet both of these goals. Although present thyristors offer higher power capabilities than transistors, their losses are high, their operating frequency is limited, and additional protection and commutation circuitry is required.
Hughes Research Laboratories has been involved in a contractual program to develop transistorized series resonant conversion technology at the 10-kW power level. As a first step in this development, the switching characteristics of the Westinghouse D60T and developmental D7ST transistors required measurement for sinusoidal collector current con ditions. Switching characteristics are normally measured with a resistive load where the collector current has a square-pulse type of waveform. In a resonant converter, however, the current is switched on by the transistor, and thereafter varies as a sinusoid.
It is the unusual condition of half-sinusoid collector current with the transistor in saturation that makes conventionally measured switching parameters unsuitable for dynamic analysis of series resonant circuits. Manufacturers have not, as yet, begun to characterize their power switches for use in this type of application. Therefore, it was first necessary to obtain the proper tran sistor parameters before proceeding to the design and development of the converter. The 10-kW power level is the next logical step in the development of series resonant con verter technology, which is presently at the 2,5-kW level for space-borne systems. The goals of the program were to develop a single-stage 10-kW converter employing transistors as the switching elements, having an input-voltage range of 230 to 270 Vdc, an output-voltage range of 200 to 500 Vdc, and an output current-limit range of 0 to 20 A.
TRANSISTOR CHARACTERIZATION
Five Westinghouse D60T and five Westinghouse D7ST transistors were tested and characterized for use as switches in a Series Resonant Converter. The tests were performed using a test circuit that imposed sinusoidal collector current on the tran sistor under test while allowing the base-drive characteristics to be varied. The base drive consisted of regenerative (or proportional) feed back of the collector current, a leading edge pulse, and a trailing edge pulse. Table 1 lists the peak collector currents and resonant frequen cies for which the transistors were tested. The D60Ts were not tested at 140 A and 40 kHz, and the D7STs were not tested at 350 A and 40 kHz because the saturation voltages were prohibitively high under these conditions (greater than 6 V).
The base-drive parameters that were varied during this testing were the amplitude of the leading-edge pulse, the duration of the leadingedge pulse, the regenerative-feedback turns ratio, and the amplitude of the trailing-edge (negative I ) pulse. The transistors were tested in both Figure 1 shows some typical base drive waveforms and defines the base drive parameters. The following sections discuss each parameter that was measured and give a summary of the data collected. Further data is available in Reference 3.
Base-Drive to Minimize Total Device Dissipation
The base-drive required to minimize total device dissipation was determined by monitoring the total device disaipation with an electronic power-measuring circuit and varying the various base-drive parameters to obtain the lowest reading. This electronic circuit calculated the average of (V BE x I B ) + (VeE x Ie) and was calibrated against a balance-type calorimeter. Figure 2 is a typical set of curves showing that the minimum power dissipation is nearly independent of the regenerative feedback ratio (forced B) at the lower current levels and shows a much more pronounced minimum at the higher current levels. Table 1 lists the base-drive parameters for the D60T and D7ST that resulted in minimum total device dissipation. The data to follow for delay time, rise time, storage time, fall time, VeE (SAT), and total device dissipation were taken under these base-drive conditions,. and a negative reverse base bias of 7 V for the D60Ts, and 8 V for the D7STs. These negative reverse base bias voltages were chosen since they minimized storage time. 
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Total Device Dissipation
Total device dissipation was measured using the electronic power-measuring circuit which has an accuracy of approximately -10%. The data presented represent the power that would be dissipated in the transistor for a full-wave-rectified sinusoidal col lector current. The maximum power that a transistor would dissipate in a series resonant inverter (SRI) is 50% of the values shown. Figures 3 and 4 show how the power dissipation in a typical D60T and D7ST, respectively, varies with peak collector cur rent and resonant frequency. These figures indicate that the power dissipation for the unsaturated con dition with the D60T is considerably higher than for the saturated condition, while the power dissipa tion for the D7ST is almost the same for either condition. This indicates that the D7ST does not have time to get into hard saturation during the collector-current pulse. In general, the total device dissipation increases with increasing peakcollector current and increasing resonant frequency (Figures 3 and 4) .
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Minimum Required Base-Drive as a Function of Iq
Minimum required base-drive current was meas ured as a function of I^; this ratio represents the current gain (8) of the transistor for a given saturation voltage over a range of peak collector currents. The saturation voltage was defined as the value of V^g at the time of peak collector current. This test was performed for saturation voltages of 0.75, 1.0, and 2.0 V. Figure 5 shows the curves of 8 versus peak collector current for a typical D60T and D7ST at a resonant frequency of 20 kHz. Both sets of these curves exhibit a maxi mum achievable collector current for a given collector-to-emitter voltage.
Base-Drive for Maximum Operating Frequency
Maximum operating frequency for a transistor can be achieved by making the time consumed by switching as short as possible. A switching time is only affected by those base-drive parameters that come into affect prior to the end of the switching time. Therefore, the only parameter that affects delay time and rise time is the amplitude of the leading-edge pulse. The regenerative feedback ratio has no effect since the rise time of the feedback transformer is longer than the delay time and rise time of the transistor. These switching times could not be measured in the conventional manner (based on the collector current waveform) since switching was taking place at a time of zero collector cur rent. Therefore, delay time was measured from the time that the base-to-emitter voltage went positive until the collector-to-emitter voltage had fallen by 10%. This is representative of switching con ditions when the tank current is discontinuous in an SRI. When the tank current in an SRI is contin uous, the transistors will be turning on into some current and the delay times will be longer than those measured here. Delay time showed a small decrease as the amplitude of the leading edge pulse increased.
Rise time was measured as the time required for the collector-to-emitter voltage to fall from its 90% level to its 10% level, and showed a decrease as the amplitude of the leading edge pulse increased.
Storage time and fall time can be effected by all of the base-drive parameters, since all of these parameters come into effect prior to these switching times. Fall time was measured by turning the tran sistor off before the collector current had fallen to zero and then measuring the rise time of the resulting V^£ spike. Conventional fall time does not exist in an SRI. The base-drive parameters had very little effect on the artificially induced fall time, and resonant frequency and peak collector cur rent were the only parameters that did affect it. This would tend to indicate that the measured fall time may be more a function of the test circuit than the transistor.
A very long leading-edge pulse adds to the storage time, and the larger the amplitude of the pulse, the greater the effect. The storage time data were taken with a 5 A, 5-Msec-wide leadingedge pulse; these parameters were not varied. For turn off, the base of the transistor was clamped to a negative voltage by use of an IRF-100 power M0SFET. Therefore, the negative base-current ampli tude was a function of this negative voltage, the base resistance of the transistor under test, and the IRF-100 drain-to-source resistance. The only parameter that could be varied was the negative voltage. A negative 7 V gave the minimum storage time for the D60T transistor, while a negative 8 V was required for the D7ST. In general, the storage time increased with increasing collector current, increasing frequency, and decreasing feedback turnsratio. Storage time was defined as the time between the 10% points on the negative base-current pulse.
Switching Times Under Minimum Total Device Dissipation Conditions
Delay time, rise time, storage time, and fall time were measured under the base-drive conditions that resulted in minimum total device dissipation. These base-drive conditions are listed in Table 1 . Typical switching times for the D60T and D7ST are listed in Table 2 for various peak collector cur rents and resonant frequencies. From a comparison of these data with data for the value of base-drive required to maximize operating frequency, it was determined that the transistors can be operated under the base-drive conditions that produce min imum total device dissipation without compromising the maximum operating frequency. Output Capacitance, Cor
The construction of high-power transistors necessarily requires the use of a large-area junc tion to handle the high currents. Large-area junc tions result in a very undesirable characteristic (i.e., large junction capacitances). Published data for the D60T give a small-signal, 1-MHz measurement of Cgg, which does not accurately depict the nonlinear character of Cq B on a large-signal basis, such as will be encountered in high-power inverter applications. The large signal Cq^ measured here averaged 2140 pF for the D60Ts, and 3696 pF for the D7STs.
Input Capacitance, Ctr
The maximum operating frequency of a switching transistor is a direct function of the time required to charge (delay time) and discharge (storage time) the base-to-emitter capacitance (C^g). To pro perly design the base-drive circuit to adequately handle the peak-base-drive currents required, a worst-case value for C-j-g is required. The input capacitances of the transistors tested averaged 76,100 pF for the D60Ts and 118,500 pF for the D7STs. 
BASE-DRIVE DEVELOPMENT
A base-drive strategy was developed for both the D60T and D7ST transistors when they are used as switches on SRIs. The strategy is the same for both types of transistors and is described in the following section.
Strategy
Regenerative (or proportional) feedback of the collector current is used since it minimizes the required power from the rest of the base-drive circuitry. At the same time, the transistor is maintained at a constant R (except during the 1eading-edge pulse), which saves on base-drive power. The base current is allowed to go to zero as the collector current goes to zero, which minimizes the storage time. The base-drive parameters from the transistor characterization that resulted in minimum total device dissipation are employed, and the baseemitter junction is kept reverse-biased during the transistor off-time, which eliminates dV/dt turn-on caused by COB.
Requirements
A study of the data obtained in the transistor characterization indicates that it is not practical to operate either the D60T or the D7ST transistors at 70% of their rated currents and a resonant frequency of 40 kHz. It was not possible to get either transistor into saturation under these conditions. The long storage time (6 to 7~sec) for the D7ST transistor also limits its usefulness at 40 kHz. Therefore, the maximum practical operating frequency (resonant frequency) for these transistors at high currents is in the 20 to 25 kHz range. The basedrive circuit was developed for 25 kHz.
Data taken on the D60T transistors at 20 kHz and 100 A show that the minimum device dissipation occurs at a regenerative feedback ratio of 7:1, with a leading-edge p~lse of 12 A amptitude and 15~sec width. The required base-drive at 25 kHz should be the same regenerative feedback ratio of 7:1, and a leading-edge pulse of 12 A amplitude that is 12~sec wide (reduced from 15 Psec by the ratio of 20 kHz to 25 kHz). Data taken on the D7ST transistors at 20 kHz and 250 A show that the minimum device dissipation occurs at a regenerative feedback ratio of 10:1, with a leading-edge pulse of 30 A amplitude and 12.5~sec width. The required base-drive at 25 kHz should be the same regenerative feedback ratio of 10:1, with a leading-edge pulse of 30 A amplitude and 10 Usec width (reduced from 12.5 Usec by the ratio of 20 kHz to 25 kHz).
It is important that the leading-edge pulse have a rise time of 1 Psec or less in order to minimize the turn-on time and get the transistor into saturation quickly. The turn-off pulse (negative I B pulse) needs to be large in amplitude in order to minimize the storage time, which will then allow for maximum utilization of the series resonant tank.
Circuit Development
Conventional transformer-coupled base-drive circuits will not provide a 30-A pulse with a rise time of 1 Usec or less because of the leakage inductance of the transformer, base-emitter inductance of the transistor, and stray inductance of the wiring. Direct switching of the 30 A current pulse into the base was considered, but rejected because of the poor efficiency (less than 50%) for that type of base-drive. It was decided to use a transformercoupled base-drive circuit and overcome the inductance problem by "brute forcing" it with voltage.
The circuit of Figure 8 was developed to provide a 30 A pulse with a rise time of 1 Usec or less and a 7:1 (10:1 for the D7ST) regenerative feedback ratio. Referring to Figure 8 , Qs-X 'forms a constant-current source that charges capacitor Cs-X to the voltage potential of V 2 • When Q6-X is turned on to apply a leading-edge pulse to QX, the high voltage charge (V 2 = 75 V) on C6-X is applied to the primary of T4-X. This high voltage overcomes the effect of the leakage inductance of T 4-X, the stray wiring inductance, and the base-emitter inductance of QX, allowing the base current to rise to 30 A in approximately 1 Usec. After the charge on C 6-X has decayed to potential VI (12 V), the remainder of the leading-edge pulse is supplied from VI through CRS-X. The width of the leading edge pulse is controlled by the on-time of Q6-X.
The regenerative feedback is supplied by transformer T 3-X. A separate transformer is used for the regenerative feedback so that the leakage inductance of T 4-X (supplying the leading-edge pulse) can be minimized. Transistors Q.,-and Qa-X are used to isolate the transformers so that the base of QX can be held at a negative bias during the time that it is turned-off. Qg-X supplies the turn-off pulse to the base of QX, and holds it at the negative bias level of -7 V. T 6-X is used to provide an isolated turn-off pulse to Qg-X during the on-time of QX. The decision was made to use the D60T transis tor as the basic switch for this design because of its shorter storage time and because of the very limited availability of the D7ST transistors. The use of the D60T transistors at the 10-kW level requires a full-bridge circuit which uses twice as many switches as a half-bridge (4 versus 2 ) , but results in a peak tank current that is one-half that for a half-bridge. The lower peak tank current gives rise to a more efficient design because of lower I2R losses and lower transistor saturation voltages.
Bridge and Tank Circuitry
A schematic of the bridge and tank circuitry is shown in Figure 10 . Transistors Ql through Q4 are the four switches of the full-bridge, and T3-1 through T3-4 provide the regenerative feedback base drive for these transistors. SRI and SR2 are saturable reactors that limit the di/dt that Ql through Q4 see, allowing these transistors to satu rate quickly, and thereby reduce power losses. SRI and SR2 saturate in approximately 500 nsec, after which they are effectively out of the circuit. Diodes CRl through CR4 provide the paths for return ing excess energy in the tank circuit to the source. Diodes CR54-1 through CR54-4 were added to suppress voltage spikes caused by SRI, SR2, and stray wiring inductance. They are mounted as close to Ql through Q4 as possible, as are C3 and C4, which provide a low impedance AC clamp for CR54-1 through CR54-4 to work into.
The series resonant tank is composed of CI, LI, TI, and T2. CI is made from four polypropylene capacitors in parallel and has a total capacitance of 0.875 UF. Capacitor CI resonates with the inductance of LI and the primary leakage inductance of TI at a resonate frequency of 25 kHz. LI was fabricated by winding 18 turns of 165/30 (16,500 circular mils) Litz wire on an Indiana General-type 8200 ferrite core with a 12.9 cm2 cross-sectional area. Ferrite was used for both Ll and TI because of its lower losses. The design of these components could be further improved by using Ceramic Mag netics Inc., type MN60L ferrite instead of the Figure 10 . 10-kW bridge and tank circuitry. Indiana General, type 8200. TI is used to remove energy from the tank circuit and supply it to the load* The primary of TI was wound with 18 turns of 165/30 Litz wire and each of the two secondaries was wound with 24 turns of two 150/36 Litz wires in parallel (a total of 7500 circular mils). The core used was the same as for LI. T2 is a current transformer that provides a tank-current feedbacksignal to the control circuit.
CONTROL AND OUTPUT CIRCUITRY
The control and output circuitry is shown in Figure 11 . The AC current supplied by TI is recti fied by two full-bridge circuits and filtered by C8 to provide the output voltage. The output voltage is sensed as a feedback-signal by R10 and Rll and isolated from the floating output by the isolation amplifier. This feedback signal is then compared against the output voltage reference signal (Vj^gp) and the difference integrated by integrator, AR1. Comparator AR2 senses when the output voltage is more than 25 V higher than the referenced level and immediately phases the inverter off until the output voltage drops down to the referenced level. This keeps the output voltage under control during tran sient conditions. The average output current is related to the average current in the series resonant tank circuit by the turns ratio of TI. Therefore, the average tank current can be sensed and used to control the output current while at the same time protecting the bridge and tank circuit components. The tank current is sensed by current transformer T2, and converted to a voltage by R12. This voltage is then compared against the output current reference-signal (Igjgp) and the difference integrated by AR3. The Ig£p signal is summed with the voltage feedback signal and an offset reference to linearly phase the output current back to 6 A as the output voltage falls to zero. The static output operating envelope produced in this manner is shown in Figure 12 . Comparator AR5 senses when the peak tank current exceeds 120 A and immediately resets the integrator (AR3) to zero, which in turn phases the inverter off. The integrator can immediately start to inte grate back up and phase the Inverter back on to the referenced set point. This comparator limits the peak tank current and protects the components of the bridge and tank circuitry during transient con ditions. Currents are limited to a peak value of 120 A and the voltage on resonate capacitor, CI, is limited to 1200 V.
The outputs from the voltage and current feed back circuits are diode-OR'd to the input of the voltage-to-frequency (V/F) converter. The output of the V/F is alternately switched between X and Y by the steering gates. The signal at X or Y is then shortened by a one-shot and used to control the base drive circuits for Ql and Q3, or Q2 and Q4.
Mechanical
The 10-kW converter was designed to be used in a laboratory type environment with forced air 
TESTING
The 10-kW converter that was designed and fab ricated was also tested under a variety of condi tions to determine its operational characteristics. The parameters tested for were stability, steadystate waveforms, output ripple, regulation, transient waveforms, and efficiency. The test results for each of these parameters are discussed in the following paragraphs.
The voltage and the current control loops both have integrators in their forward loops to provide very high DC gain, necessary for good regulation. In addition to the integrator, the voltage control loop has a lead-lag network for loop compensation. The bandwidth of this loop increases and the stability decreases as either the output voltage increases or the load resistance decreases. The worst case gain margin is 10 dB, and the worse case phase margin is 65 deg.
The current control loop does not have any compensation in addition to the integrator. The bandwidth and the stability of this loop are fairly constant for the conditions tested with a worst case gain margin of 15 dB and a worst case phase margin of 90 deg. The steady-state resonant tank waveforms (500 V output with a 2 5 ^ load) are shown in Fig  ure 15 . From these it can be seen that for a 10-kW load the peak tank current is approaching 100 A and the peak capacitor voltage is approximately 700 V.
O U T P U T T R A N S F O R M E R SERIES R E S O N A N T I N D U C T O R M O U N T E D
The tank current and resonant capacitor voltage response to a load transient of 500 V at 20 A to short circuit is shown in Figure 16 . This was the response before the peak tank current limiting circuitry was added to the control circuit, and shows the tank current peaking at 190 A and the capacitor voltage peaking at 1700 V. These peak levels were unacceptably high and therefore the circuit was modified. Figure 17 shows the response of the tank current and capacitor voltage to the same transient condition after the peak tank current limiting circuitry was added. The tank current is now limited to 120 A and the capacitor voltage to 1000 V, which are acceptable levels. for loads of 25 ft and 50 ft is shown in Figure 20 . This figure shows that the efficiency is almost constant for output powers above the 2-kW level. These curves represent the efficiency of the main DC input-power bus to the output of the converter. 
CONCLUSIONS
The output ripple of the converter is given in Table 3 . The open circuit, 327 V condition produced the largest peak-to-peak ripple observed. The peak-to-peak ripple could be reduced by adding more output capacitance, but this would also decrease the bandwidth of the frequency response. Line and load regulation measurements showed that the regulation is better than or equal to 1 V.
The suitability of the developed base drive circuit and of the D60T transistor to function in a series resonant converter was demonstrated by the successful development and testing of a 10-kW, fullbridge series resonant converter. The unit achieved an electrical efficiency of 91% at its full power level of 500 V and 20 A, and an efficiency of 93.7% at a half-power load of 500 V and 10 A.
